

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/676,816	09/30/2003 Filippo Marino		02-CT-232	3072	
25235	7590 01/04/2005	EXAMINER			
HOGAN & HARTSON LLP ONE TABOR CENTER, SUITE 1500 1200 SEVENTEENTH ST			RILEY, SHAWN		
			ART UNIT	PAPER NUMBER	
DENVER, C	O 80202		2838	· · · · · ·	

DATE MAILED: 01/04/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application	No.	Applicant(s)	Kh.			
Office Action Summary		10/676,816		MARINO ET AL.				
		Examiner		Art Unit				
		Shawn Rile	y	2838				
Period fo	The MAILING DATE of this communication reply	on appears on the c	over sheet with th	e correspondence add	ress			
A SH THE - External afternal	ORTENED STATUTORY PERIOD FOR F MAILING DATE OF THIS COMMUNICAT nsions of time may be available under the provisions of 37 C SIX (6) MONTHS from the mailing date of this communicati period for reply specified above is less than thirty (30) days o period for reply is specified above, the maximum statutory te to reply within the set or extended period for reply will, by reply received by the Office later than three months after the ed patent term adjustment. See 37 CFR 1.704(b).	ION. CFR 1.136(a). In no event on. s, a reply within the statuto period will apply and will er statute, cause the applica	, however, may a reply b ry minimum of thirty (30) xpire SIX (6) MONTHS f tition to become ABANDO	e timely filed days will be considered timely, rom the mailing date of this con DNED (35 U.S.C. § 133).	nmunication.			
Status								
	Responsive to communication(s) filed on <u>sep 30 2003 filing</u> . This action is FINAL . 2b) This action is non-final. Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Dispositi	on of Claims							
5)□ 6)⊠ 7)□	Claim(s) 1-20 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. Claim(s) is/are allowed. Claim(s) 1-20 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or election requirement.							
Applicat	ion Papers							
10)	The specification is objected to by the Example The drawing(s) filed on is/are: a) Applicant may not request that any objection Replacement drawing sheet(s) including the other oath or declaration is objected to by	accepted or b) to the drawing(s) be correction is required	held in abeyance. if the drawing(s) is	See 37 CFR 1.85(a). objected to. See 37 CFF				
Priority (under 35 U.S.C. § 119							
12)⊠ a)	Acknowledgment is made of a claim for for All b) Some * c) None of: 1. Certified copies of the priority docu 2. Certified copies of the priority docu 3. Copies of the certified copies of the application from the International Elee the attached detailed Office action for	iments have been iments have been e priority documen Bureau (PCT Rule	received. received in Applic ts have been rece 17.2(a)).	cation No eived in this National S	stage			
Attachmen	t(s)							
1) Notice 2) Notice 3) Information	te of References Cited (PTO-892) te of Draftsperson's Patent Drawing Review (PTO-94 mation Disclosure Statement(s) (PTO-1449 or PTO/5 ter No(s)/Mail Date	SB/08) 5	Interview Summ Paper No(s)/Ma Notice of Inform Other:		152)			

Application/Control Number: 10/676,816 Page 2

Art Unit: 2838

DETAILED ACTION

Specification

1. Applicant(s) is(are) reminded of the proper language and format for an abstract of the disclosure. The form and legal phraseology often used in patent claims, such as "comprises", "means", and "said," should be avoided. The abstract should describe the disclosure sufficiently to assist readers in deciding whether there is a need for consulting the full patent text for details. Correction is required. See MPEP § 608.01(b).

Claim Rejections - 35 U.S.C. § 102

- 1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. § 102 that form the basis for the rejections under this section made in this Office action:
- A person shall be entitled to a patent unless --
 - (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1-17 are rejected under 35 U.S.C. §102(b) as being fully anticipated by Chen et al. (U.S. Patent 6,005,377). Chen et al.shows, (in, e.g., the(ir) figure(s) 1-3 and corresponding disclosure)

As to claim 1;

A digital control apparatus for a switching DC-DC converter including at least one power transistor (108) and being able to provide a regulated output voltage (V_{OUT} +) on a load, said apparatus comprising: digital control means having for receiving a digital reference signal (117 is described as a digital signal) and for providing a modulating signal (output

of 116); and a PWM device (128/106) for receiving said modulating signal and providing a square wave signal (by definition, a pulse-width signal is a square wave that is modulated by width) for driving the power transistor of said DC-DC converter, wherein said digital means operates on the square wave signal such that there is a non-linear modulation (taken as a change in width of the modulated signal) only when the value of a signal on the load (V_{OUT}+ or I_{SWITCH}) is lower or higher than a prefixed value range (again, this is by definition how a pwm system works, when a variable falls outside a predetermined range the modulation of the switching transistor is changed to cause the variable to 'conform' to the predetermined range).

As to claim 2;

The apparatus according to claim 1, further comprising means for driving the power transistor including means for determining the on time and the off time of said power transistor (again, this is accomplished by at least the pwm 128).

As to claim 3;

The apparatus according to claim 2, wherein said digital control means comprises means to increase or decrease the on time of said transistor (see above rejection of claim 1).

As to claim 4;

The apparatus according to claim 3, wherein said means to increase

or decrease the on time of said transistor further comprises means to increase or the decrease the value of the signal on the load with respect to a predetermined value range (see above rejection of claim 1).

As to claim 5;

The apparatus according to claim 1, wherein said digital means further comprises means for providing a step ramp signal (as seen in figure 2 and described in the specification vis a vis step 208, at column 6 lines34-45, a specific ramp signal is supplied depending the compensated signal which is therefore able to produce a step ramp signal, for say, sequentially increasing/decreasing compensation signals).

As to claim 6;

The apparatus according to claim 5, wherein the amplitude and the duration of said step ramp signal are programmable (given that the ramp look-up table is a table, it (the table) may be programmed to change the amplitude/duration thereof).

As to claim 7;

The apparatus according to claim 1, wherein said signal (V_{OUT} + or I_{SWITCH}) on the load comprises the output signal of the DC-DC converter.

As to claim 8;

The apparatus according to claim 7, wherein said digital control means comprise numeric comparators (comparator 116 is seen as a numeric comparator as it takes in a digital signal and compares that signal to another digital signal from 117) able to compare said output signal of the DC-DC converter with a predetermined voltage value range (based in part on 117).

As to claim 9;

The apparatus according to claim 1, wherein said signal on the load comprises a current signal (I_{SWITCH}).

As to claim 10;

The apparatus according to claim 9, wherein said digital control means comprise numeric comparators able to compare a signal proportional to the current signal (comparator 116 is seen as a numeric comparator as it takes in a digital signal and compares that signal to another current signal-changed to digital-from 110) on the load with a predetermined signal value range (based in part on 117).

As to claim 11;

The apparatus according to claim 1, wherein said PWM device comprises an analog device (the driver, 106 is an analog device).

As to claim 12;

The apparatus according to claim 11, further comprising means for generating a ramp signal (ramp signal generated as previously discussed from 126/124) to the input to said analog PWM device.

Page 6

As to claim 13;

The apparatus according to claim 1, further comprising a digital-to-analog converter (the step of 208 produced an output analog signal) able to convert the digital signals to the input (through123/124) to said PWM device.

As to claim 14;

The apparatus according to claim 1, wherein said PWM device (the 'front' part of the device, that is 128 is digital) is a digital device.

As to claim 15;

The apparatus according to claim 1, wherein said DC-DC converter comprises at least one inductor (103) having a first terminal connected with a non-drivable terminal of said power transistor and a second terminal connected (connected through 113) with a capacitor (115) placed in parallel with the load (a note for applicants, notwithstanding that applicant discloses a buck regulator and Chen et al disclose a boost, the differences are seen as well known in the art and, if further

claimed later would not be seen as patentable).

As to claim 16;

The apparatus according to claim 15, further comprising a voltage positioning block (including 116) having an input for receiving said output voltage (see voltage scaler Av) and a voltage proportional to the current (see current scaler A_I) flowing through the inductor and an output for providing the difference voltage (output of 116) to the input of said control digital means.

As to claim 17;

The apparatus according to claim 16, wherein said voltage difference is subtracted from the reference signal (this is how a comparator works, the difference of one input(s) is taken from the other intput(s)).

3. Claims 18-20 are rejected under 35 U.S.C. §102(b) as being fully anticipated by Watanabe et al. (U.S. Patent 5,705,920). Watanabe et al.shows, (in, e.g., the(ir) figure(s) 2 and corresponding disclosure)

As to claim 18;

A digitally controlled DC-DC converter comprising: a summer (23, column 2 line 36) for receiving a reference signal (24); a digital control block (including 24/31/35/etc.) coupled to said summer; a DAC coupled to said digital control

Application/Control Number: 10/676,816 Page 8

Art Unit: 2838

block (30-31); a PWM circuit coupled to said DAC (through 23/22/21); a DC-DC

converter (including 10) coupled to said PWM circuit, having an output (at 15) for

providing an output signal to a load; and feedback means (including 27) for

providing said output signal to said summer, wherein said digital control block

provides non-linear modulation only when the value of a signal on the load is

lower or higher than a predetermined value (this is how pwm work).

As to claim 19;

The DC-DC converter of claim 18 wherein said feedback means comprises an

ADC (27).

As to claim 20;

The DC-DC converter of claim 18 wherein said feedback means comprises an

adaptive voltage positioning block (taken as 27/28/30).

Allowable Subject Matter

4. No claims are allowable over the prior art of record.

Application/Control Number: 10/676,816

Art Unit: 2838

Conclusion

Any inquiry from other than the applicant/attorney of record concerning this communication or earlier communications from the Examiner should be directed to the Patent Electronic Business Center (EBC) at 1.866.217.9197. Any inquiry from a member of the press concerning this communication or earlier communications from the Examiner or the application should be directed to the Office of Public Affairs at 703.305.8341. Any inquiry from the applicant or an attorney of record concerning this communication or earlier communications from the Examiner should be directed to Examiner Riley whose telephone number is 571.272.2083. The Examiner can normally be reached Monday through Thursday from 7:30-The Examiner's Supervisor is Mike Sherry who can be 6:00 p.m. Eastern Standard Time. reached at 571.272.2084. Any inquiry about a case's location, retrieval of a case, or receipt of an amendment into a case or information regarding sent correspondence to a case should be directed to 2800's Customer Service Center at 571.272.2815. Any papers to be sent by fax MUST BE sent to fax number 703.872.9306. Any inquiry of a general nature of this application should be directed to the Group receptionist whose telephone number is 571.272.2800. Status information of cases may be found at http://pair-direct.uspto.gov wherein unpublished application information is found through private PAIR and published application information is Further help on using the PAIR system is available at found through public PAIR. 1.866.217.9197 (Electronic Business Center).

December 04

Shawh Riley Primary Examiner Page 9